Post

Validating silicon at Intel

Placeholder — to be written.

Notes on the Intel years: RTL and logic design for DDR PHY on Atom-based SoCs, post-silicon validation on FPGAs, and what mixed-signal hardware teaches you about debugging things you cannot print a log statement from.

This post is licensed under CC BY 4.0 by the author.